An Improved Throughput for Non-Binary Low-Density-Parity-Check Decoder

Omowuyi Olajide; Bashir Abdulrazaq; Adewale Adedokun; Ime Umoh; Akan Bello

doi:10.18495/comengapp.v9i3.345

[1] R. G. Gallager, “Low-Density Codes *,” IRE Trans. Inf. Theory, vol. IT-8, pp. 21–28, 1962.
[2] R. Neal and D. Mackay, “Near Shannon limit performance of low density parity check codes,” Electron. Lett., vol. 32, no. August, pp. 1645–1646, 1996.
[3] K. Zhao, Z. Wenzhe, S. Hongbin, T. Zhang, Z. Xiaodong, and N. Zheng, “LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives,” Proc. 11th USENIX Conf. File Storage Technol., pp. 243–256, 2013.
[4] O. Lacruz, F. Garc, D. Declercq, S. Member, and J. V. Member, “Simplified Trellis Min-Max Decoder Architecture,” IEEE Trans. VERY LARGE SCALE Integr. Syst., no. 32, pp. 1–10, 2015.
[5] S. Cho, K. Cheun, and K. Yang, “Design of nonbinary LDPC codes based on message-passing algorithms,” IEEE Trans. Commun., vol. 66, no. 11, pp. 5028–5040, 2018.
[6] S. Chung, G. D. Forney, T. J. Richardson, and R. Urbanke, “On the Design of Low-Density Parity-Check Codes within 0 . 0045 dB of the Shannon Limit,” vol. 5, no. 2, pp. 58–60, 2001.
[7] G. S. Geeta G Gunari, “FPGA Implementation of GF (q) LDPC Encoder and Decoder Using MD Algorithm,” Int. J. Electr. Electron. Comput. Syst., no. 3, pp. 26–31, 2014.
[8] M. R. Li, W. X. Chu, H. C. Lee, and Y. L. Ueng, “An Efficient High-Rate Non-Binary LDPC Decoder Architecture with Early Termination,” IEEE Access, vol. 7, pp. 20302–20315, 2019.
[9] J. O. Lacruz, F. García-Herrero, M. J. Canet, and J. Valls, “High-Performance NB-LDPC Decoder With Reduction of Message Exchange,” IEEE Trans. Very Large Scale Integr. Syst., vol. 24, no. 5, pp. 1950–1961, 2016.
[10] J. Lacruz, F. García-Herrero, M. J. Canet, and J. Valls, “Reduced-Complexity Nonbinary LDPC Decoder for High-Order Galois Fields Based on Trellis Min-Max Algorithm,” IEEE Trans. Very Large Scale Integr. Syst., vol. 24, no. 8, pp. 2643–2653, 2016.
[11] C. Marchand, E. Boutillon, H. Harb, L. Conde-Canencia, and A. Al Ghouwayel, “Hybrid check node architectures for NB-LDPC decoders,” IEEE Trans. Circuits Syst. I Regul. Pap., vol. 66, no. 2, pp. 869–880, 2019.
[12] Y. Yu, W. Chen, J. Li, X. Ma, and B. Bai, “Binary Representaion for Non-binary LDPC Code with Decoder Design,” IEEE Trans. Commun., pp. 1–12, 2020.
[13] Y. S. Park, Y. Tao, and Z. Zhang, “A fully parallel nonbinary LDPC decoder with fine-grained dynamic clock gating,” IEEE J. Solid-State Circuits, vol. 50, no 2, pp. 464-475, 2015.
[14] X. R. Lee, C. W. Yang, C. L. Chen, H. C. Chang, and C. Y. Lee, “An area-efficient relaxed half-stochastic decoding architecture for nonbinary LDPC codes,” IEEE Trans. Circuits Syst. II Express Briefs, vol. 62, no. 3, pp. 301–305, 2015.
[15] J. Lin and Z. Yan, “An efficient fully parallel decoder architecture for nonbinary LDPC codes,” IEEE Trans. Very Large Scale Integr. Syst., vol. 22, no. 12, pp. 2649–2660, 2014.
[16] Y. Toriyama and D. Markovic, “A 2.267-Gb/s, 93.7-pJ/bit Non-Binary LDPC decoder with logarithmic quantization and dual-decoding algorithm scheme for storage applications,” IEEE J. Solid-State Circuits, vol. 53, no. 8, pp. 2378–2388, 2018.

Abstract viewed - 915 times
PDF downloaded - 691 times

Affiliations

Omowuyi Olajide
Ahmadu Bello University

Bashir Abdulrazaq
Ahmadu Bello University

Adewale Adedokun
Ahmadu Bello University

Ime Umoh
Ahmadu Bello University

Akan Bello
Ahmadu Bello University

Content Top

An Improved Throughput for Non-Binary Low-Density-Parity-Check Decoder

Omowuyi Olajide ,
Bashir Abdulrazaq ,
Adewale Adedokun ,
Ime Umoh ,
Akan Bello

Vol 9 No 3 (2020)

DOI 10.18495/comengapp.v9i3.345

Submitted: Aug 4, 2020

Published: Oct 1, 2020

Abstract

Low-Density-Parity-Check (LDPC) based error control decoders find wide range of application in both storage and communication systems, because of the merits they possess which include high appropriateness towards parallelization and excellent performance in error correction. Field-Programmable Gate Array (FPGA) has provided a robust platform in terms of parallelism, resource allocation and excellent performing speed for implementing non-binary LDPC decoder architectures. This paper proposes, a high throughput LDPC decoder through the implementation of fully parallel architecture and a reduction in the maximum iteration limit, needed for complete error correction. A Galois field of eight was utilized alongside a non-uniform quantization scheme, resulting in fewer bits per Log Likelihood Ratio (LLR) for the implementation. Verilog Hardware Description Language (HDL) was used in the description of the non-binary error control decoder. The propose decoder attained a throughput of 10Gbps at 400-MHz clock frequency when synthesized on a ZYNQ 7000 Series FPGA.